EE457 Final

Primary tabs

Digital Logic Lab


Bookmark to learn: Login to use bookmarks.

Bookmark to learn: Login to use bookmarks.

Add to collection ... add EE457 Final to your collections:

Help using Flashcards ...just like in real life ;)

  1. Look at the card, do you know this one? Click to flip the card and check yourself.
  2. Mark card Right or Wrong, this card will be removed from the deck and your score kept.
  3. At any point you can Shuffle, Reveal cards and more via Deck controls.
  4. Continue to reveal the wrong cards until you have correctly answered the entire deck. Good job!
  5. Via the Actions button you can Shuffle, Unshuffle, Flip all Cards, Reset score, etc.
  6. Come back soon, we'll keep your score.
    “Repetition is the mother of all learning.”
  7. Signed in users can Create, Edit, Import, Export decks and more!.

Bookmark to learn: Login to use bookmarks.

Share via these services ...

Email this deck:

Right: #
Wrong: #
# Right & # Wrong of #


Collection of 1's and 0's

Signed and Unsigned

Number values

Signed signifies positive or negative with left most bit (1 = negative, 0 = positive)

Executive Summary

Describe the project so that non-technical people can understand how it works


Instantly changed everywhere ( := )

Entities vs. Architecture

Entities - Tells what the ports and inputs are

Architecture - Describes whats going on with the entity (declares signals)


Signals are REGISTERS


Keeps commands in parallel
(able to run simultaneously)

State Machines

Three Parts:
Input Logic
State Transition
Output Logic
(all are parallel)

Mealy vs. Moore

Mealy - Output determined by current state and inputs

Moore - Output determined on current state only


Treat as a CLR
(take the CLK out of the reset so if the clock fails, reset will still work)

Why use FPGA?

Data throughput


First in First out - used to sync 2 clocks of same frequency but different domain